10. Structural Modeling
Structural modeling was described briefly in the section Structural Modeling in “Basic Structure of a VHDL file”. A structural way of modeling describes a circuit...
9. Dataflow Modeling – Concurrent Statements
Behavioral modeling can be done with sequential statements using the process construct or with concurrent statements. The first method was described in the previous section...
7. Operators
VHDL supports different classes of operators that operate on signals, variables and constants. The different classes of operators are summarized below. Class ...
6. Data types
Each data object has a type associated with it. The type defines the set of values that the object can have and the set of...
5. Data Objects: Signals, Variables and Constants
A data object is created by an object declaration and has a value and type associated with it. An object can be a Constant, Variable,...
4. Lexical Elements of VHDL
Identifiers Identifiers are user-defined words used to name objects in VHDL models. We have seen examples of identifiers for input and output signals as well...
3. Basic Structure of a VHDL file
A digital system in VHDL consists of a design entity that can contain other entities that are then considered components of the top-level entity. Each...
2. Levels of representation and abstraction
2. Levels of representation and abstraction A digital system can be represented at different levels of abstraction [1]. This keeps the description and design...
Recent Comments